Pixel Online Software

Souvik Das (Cornell University)

02/13/07

Overview of Present Pixel Online Software



Layers of State Machines

- PixelFunctionManager, PixelSupervisorGUI, PixelSupervisor, PixelFEDSupervisor, PixelFECSupervisor and PixelTTCSupervisor work within a state machine framework
- Hierarchically arranged to operate from the top ٠ (PixelFunctionManaer)
- However each supervisor can be operated ٠ independently with their own GUIs which allow access to low level commands. Care must be taken to restore its state machine to the state of other supervisors before resuming hierarchical control
- Why state machines? Ensures that the system is always in a well-defined state that can be queried and recovered
- All calibration algorithms must be implemented within the state machine framework

Legend

State

Function

Configuring

Configuring



Function Manager (Also PixelSupervisorGUI)



HyperDAQ



Major Steps So Far

- Can communicate with the FED, FEC and TTC boards using XDAQ.
- We have implemented the layered state machine structure of Supervisors.
- Each Supervisor has its independent GUI for low level control.
- We have a working file based system of storing configuration and calibration information.
- Can perform some basic calibrations on the pixel detector:

•FED Baseline Calibration: Stabilize the Black level of TBM output using FED's knobs

•**FED** Address Level Calibration: Collect statistics of signal levels from TBM for setting threshold levels in the state-machine decoder inside the FED.

•Pixel Alive Test: Which pixels in our detector are alive?

•Gain Calibration (Data taking): ADC vs Vcal curve

•S-Curve Calibration (Data taking): Fraction of responding pixels vs Vcat

- Tested on the '07 detector at Fermilab
- Tested on the Cornell Test Stand
- Drafted a manual. Available at http://pages.physics.cornell.edu/~souvik/CMS/PixelOnlineSoftwareManual.pc
- Version 1.1.0 Release

Pixel Supervisor GUI

Version: 3.0 Date: Tue, 30 Jan 2007 02:03:45 GMT

Halted

Current State Halted	. Cali ○ Phy	 bration FED Baseline Co FED Address Lev FED Baseline Co FED Address Lev Gain Calibration Pixel Alive! S-Curve Clock Delay and sics 	rrection Using Tes vel Calibration Usi rrection Using Pix vel Calibration Usi Phase Calibration	st-DACs (Under reno ing Test-DACs (Und tel Data ing Pixel Data	ovation) er renovation)
Configure	Halt	Initialise	Pause	Resume	Start

Pixel FEC/FED Supervisor GUIs FEC with Base Address 0x30000000 FED with Base Address 0x1c000000

		=Reload Firmware					
TBM Command		ReloadFirmware					
mFEC: 1 mFEC Channel: A TBM Channel:	A						
Hub Address: 0 Port Address: 0 Offset:	0	-Reset FEDs-					
Data Byte: Direction: 0 (Write	1	Descriff De					
TDMO:proved (~/	Resetreds					
BMCommand							
		Channel Offset					
Program DAC mFEC: 1 mFEC Channel: A Hub Address: 0 Port Address: 0	Program Pixel mFEC: 1 mFEC Channel: A Hub Address: 0 Port Address: 0	Channel Capacitor Input Output Adjust Offset Offset Offset ChannelOffsets					
ROC Id: 0	ROC Id: 0						
DAC Address: Vdd DAC	Pixel Column: 0 Pixel Row: 0	Control and Mode Registers					
Value	Pixel: Enable Trim (0-15): 0	Control Registers					
Pro Pro I	Prince Enable Time (0-15).	Transparent Mode Disable Enable					
Prog_DAC	Prog_Pix_	Transparent Gate Start by UL1A VME or EFT (OPTO Module)					
		Use simulated test-DAC Insable Enable					
		Event number generated by UTIC VME					
Calibrate Pixel		ETA triggers from 11 Crx CDisable CEnable					
mFEC: 1 mFEC Channel: A	Clear Calibration	TTSPaady Disable - Evable					
Hub Address: 0 Port Address: 0	mEEC: 1 mEEC Channel: A	TTSError Disable Enable					
POCIAL POLICE	III I A 11 DE DE A 11	OUTofSVN Disable Finable					
ROC Id: 0	Hub Address: 0 Port Address: 0	O O TOISTIN @ Disable @ Linable					
Pixel Column: 0 Pixel Row: 0	ROC Id: 0	Mode Registers					
Calibrate with: Sensor Bumps	CirCal	S-Link 🖱 Disable 🖲 Enable					
Cal Pix		Write Spy Memory 🔘 Disable 🖲 Enable					
		S-Link 💿 Let it be, or 🔘 Reset					
1		SetControlRegister					
	1						

Beyond Version 1.1.0

- Extended code to use multiple FEC/FED crates and multiple FEC/FED boards in each crate
- Testing and improving low level GUI-s
- Cleaning up messy code, hard-coding and simplifying user's life
- Integration with Detector Control System. Last DAC temperature FIFO
- Writing of Tracker FEC Supervisor and integration with rest of Pixel Online Software
- Integration with Run Control Monitoring System
- Integration with the Trigger Throttling System of the DAQ
- Integration with the Database
- Analysis of calibration data. Integration with CMSSW
- More calibrations types:
 - •UltraBlack levels for all ROCs must be close and close to TBM's UltraBlack
 - •Trims calibration
 - Gain of each ROC and TBM

New Pixel FED Supervisor GUI

YDA	Q Pix	el Front E Superv	End Driver visor	Date: Thu, 1	15 Feb 200	Version: 3.0 7 18:19:31 GMT	
	cuperticer			Configured			
Finite State	Machine	1					
Current State Configured	Get Run Sec	uence from XM	L File:				
Configure	Halt	Pause	Resume	Start			
	~			·			
Low Level G	Comman	is					
FED with Base Ad	dress 0x1c000	<u>000</u> : 💛 • • TTS	**Disconnected T	TS Event = 0			
						1	
						5	

FED with Base Address 0x1c000000

FED Charms	11 Offset DAC D				
FED Channel	2 Offset DAC 100				
FED Charme	3 Offset DAC 50				
FED Charge	I 4 Offset DAC 171				
FED Channel	I S Offset DAC D				
FED Channel	l 6 Officet DAC D				
FED Channel	7 Offset DAC 0				
FED Chame	8 Offset DAC 50				
FED Channel	9 Offset DAC				
1	I				
Data FIFOs Read					
 Spy FIFO 1 Spy FIFO 2 Norr Spy FIFO 3 Norr Ship Spy FIFO data to 	nal Mode 🗇 nal Mode 🛞	Enor FIFO	Temperature FIFO	ReadTEP.PO	